




2 A rad-hard adjustable positive voltage regulator

Datasheet - preliminary data



Features

- Input voltage range from 2.5 V to 12 V
- 2 A guaranteed output current
- Low dropout voltage: 0.3 V typ. @ 0.4 A
- Embedded overtemperature and overcurrent protection
- Adjustable overcurrent limitation
- Output overload monitoring/signalling
- Adjustable output voltage
- Internal control loop accessible via an external pin, optional
- Inhibit (ON/OFF) TTL compatible control
- Programmable output short-circuit current
- Remote sensing operation

- Rad-hard: guaranteed up to 300 krad MIL-STD-883J Method 1019.9 high dose rate and 0.01 rad/s in ELDRS conditions
- Radiation environment (SET/SEL/SEB):
 - SEL free @ LET=120 MeV*cm2/mg
 - SET: less than 3.3% of Vout @ 120 MeV
- Heavy Ions SET dedicated internal circuitry implemented for absorbing output transient
- Operating junction temperature range: -55
 °C to 125 °C

Description

The RHFL6000A high-performance adjustable positive voltage regulator provides exceptional radiation performance. It is tested in accordance with MIL-STD-883J Method 1019.9, in ELDRS conditions. The device is available in the FLAT-16P, a hermetic ceramic package, and the QML-V die is specifically designed for space and harsh radiation environments. A dedicated internal circuitry is implemented for absorbing output transients during SET events. The operating input voltage goes from 2.5 V to 12 V.

Table 1: Device summary

Device	Quality level	EPPL	Package	Lead finish	Mass (g)
RHFL6000AKP1	Engineering model	-		Cold	
RHFL6000AKP01V (1)	QML-V Flight	Target	FLAT-16P	Gold	0.70
RHFL6000AKP02V (1)	QML-V Flight	Target		Tin	

Notes:

Contact ST sales office for information about the specific conditions for products in die form and other quality levels.

October 2015 DocID028379 Rev 2 1/31

⁽¹⁾Qualification ongoing.

C	Λ	n	1	Δ	n	ŧ	c
	L J			_			-

1	Diagram)	5
2	_	figuration	
_ 3		m ratings	
4		al characteristics	
_			
5		application diagram	
6		ons	
	6.1	Total ionizing dose (MIL-STD-883 test method 1019)	
	6.2	Heavy Ions	
7	Addition	nal guidelines for SET mitigation	16
	7.1	Ground connections	16
	7.2	Capacitor selection	16
8	Device o	description	17
	8.1	ADJ pin	17
	8.2	Inhibit ON-OFF control	17
	8.3	Overtemperature protection	17
	8.4	Overcurrent protection	17
	8.5	OCM pin	17
	8.6	STAB pin	18
	8.7	FILT C pin	18
9	Applicat	tion information	19
	9.1	Notes on the 16-pin hermetic flat package	20
	9.2	FPGA supply	
10	Typical	performance characteristics	21
11	Package	e information	26
	11.1	FLAT-16P package information	26
12	Ordering	g information	
• = -	12.1	Traceability information	
	12.3	Documentation	
13	_	n history	
	170419101	······································	

RHFL6000A List of tables

List of tables

Table 1: Device summary	
Table 2: Pin description	7
Table 3: Absolute maximum ratings	8
Table 4: Thermal data	
Table 5: Electrical characteristics	9
Table 6: TID tests results	
Table 7: Heavy ions results	14
Table 8: Bias configurations	15
Table 9: Test configurations	15
Table 10: Flat-16P package mechanical data	27
Table 11: Order code	28
Table 12: Date codes	
Table 13: Table of documentation by product	29
Table 14: Document revision history	30




List of figures Figure 1: Block diagram

Figure 1: Block diagram	5
Figure 2: Pin configuration (top view)	6
Figure 3: Typical application diagram	12
Figure 4: Heavy Ions test configuration	14
Figure 5: Output voltage vs temperature	
Figure 6: Output voltage vs temperature	21
Figure 7: Output voltage vs temperature	
Figure 8: Output voltage vs temperature	
Figure 9: Line regulation vs temperature	
Figure 10: Load regulation vs temperature (Iout = 5 mA to 400 mA)	
Figure 11: Load regulation vs temperature (I_{OUT} = 5 mA to 1 A, V_{IN} = 2.5 V	22
Figure 12: Dropout voltage vs. temperature (Iout = 0.4 A)	
Figure 13: Dropout voltage vs temperature (Iout = 1 A)	
Figure 14: Dropout voltage vs temperature (I _{OUT} = 2 A)	
Figure 15: Quiescent current (OFF mode)	
Figure 16: Quiescent current (ON mode, IOUT = 5 mA)	
Figure 17: Quiescent current (ON mode, I _{OUT} = 1 A)	
Figure 18: Quiescent current (ON mode, IOUT = 2 A)	
Figure 19: Short circuit current vs Rshort	
Figure 20: SVR vs frequency	
Figure 21: SVR vs frequency (T = 90 °C)	
Figure 22: Turn on transient	
Figure 23: Turn off transient	
Figure 24: Line transient (Iout = 0.8 A, Vout = 3 V)	
Figure 25: Line transient (Iout = 2 A, Vout = 2.5 V)	
Figure 26: Load transient	
Figure 27: Stability area for ceramic capacitor	
Figure 28: Stability area for tantalum capacitor	25
Figure 29: Flat-16P package outline	26

RHFL6000A Diagram

1 Diagram


Figure 1: Block diagram



Pin configuration RHFL6000A

2 Pin configuration

Figure 2: Pin configuration (top view)





The upper metallic package lid is connected to ground. The bottom metallization is electrically floating.

RHFL6000A Pin configuration

Table 2: Pin description

Pin name	FLAT-16P	Pin description
Vo ⁽¹⁾	1, 2, 6, 7	Output port of the regulator.
V _I ⁽²⁾	3, 4, 5	Input port of the regulator.
GND	12, 13	Ground.
Isc	8	Current limit setting pin. Connect a resistor between this pin and $V_{\rm I}$ to set the current limit threshold.
ОСМ	10	Overcurrent monitor flag. Open collector, internally pulled up. The signal on this pin goes to low logic level when the current limit activates.
INHIBIT	14	Device Inhibit pin. Internally pulled-down. The regulator is off when this pin is set at high logic level.
ADJ	15	Feedback pin. Connect to external resistor divider for output voltage setting.
FILT C	9	Filter capacitor pin. An optional capacitor can be connected between this pin and GND.
STAB	11	An optional R-C network can be connected between this pin and GND to tune the internal control loop.
NC	16	Not internally connected.

Notes:

 $[\]ensuremath{^{(2)}}\mbox{All}$ of input pins must be connected together on the PCB.



The upper metallic package lid is connected to ground. The bottom metallization is electrically floating.

 $[\]ensuremath{^{(1)}}\mbox{All}$ the output pins must be connected together on the PCB.

Maximum ratings RHFL6000A

3 Maximum ratings

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
Vı	DC input voltage, V _I -V _{GROUND}	-0.3 to 12	V
Vo	DC output voltage range	-0.3 to (V _I + 0.3)	V
V _{ADJ}	Adjustable pin voltage	-0.3 to (V ₀ + 0.3)	V
lo	Continuous output current	2	Α
V _{OCM}	Over current monitor pin voltage vs GND	-0.3 to 12	V
V _{ISC}	Current limit pin voltage vs GND	-0.3 to 12	V
INHIBIT	Inhibit pin voltage	-0.3 to 12	V
STAB	Stability capacitor pin voltage	-0.3 to 2.5	V
FILT C	Filter capacitor pin voltage	-0.3 to 1.3	V
Tstg	Storage temperature range	-65 to +150	°C
T _{OP}	Operating junction temperature range	-55 to +125	°C
	Human body model (HBM)	2	kV
ESD	Machine model (MM)	200	V
	Charged device model (CDM)	500	V



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these condition is not implied.

Table 4: Thermal data

Symbol	Parameter	Value	Unit
RthJC	Thermal resistance junction-case, FLAT-16P	8.3	°C/W
Tsold	Maximum soldering temperature, 10 s	300	°C

RHFL6000A Electrical characteristics

4 Electrical characteristics

 $T_J = 25$ °C, $V_I = 2.5$ V, $V_O = V_{ADJ}$, $C_I = C_O = 10$ μF (tantalum), unless otherwise specified.

Table 5: Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vı	Operating input voltage	lo = 1 A, T _J = -55 to 125 °C	2.5		12	٧
V _{ADJ}	Reference voltage	I_0 = 5 mA to 1 A, V_0 = V_{adj} , T_J = -55 to 125 °C	1.205	1.245	1.285	V
I _{SHORT}	Output current limit (1)	Adjustable by external resistor	1	3		А
		V_I = 2.5 V to 12 V, I_O = 5 mA, T_J = +25 °C		0.1	0.4	
ΔVο/ΔVι	Line regulation	V_I = 2.5 V to 12 V, I_O = 5 mA, T_J = -55 °C		0.2	0.5	%
		V_I = 2.5 V to 12 V, I_O = 5 mA, T_J = +125 °C		0.08	0.35	
		$V_I = 2.5 \text{ V}, I_O = 5 \text{ to } 400 \text{ mA},$ $T_J = +25 \text{ °C}$		0.02	0.4	
	Load regulation	$V_I = 2.5 \text{ V}, I_O = 5 \text{ to } 400 \text{ mA},$ $T_J = -55 \text{ °C}$		0.2	0.5	
		$V_I = 2.5 \text{ V}, I_O = 5 \text{ to } 400 \text{ mA},$ $T_J = +125 ^{\circ}\text{C}$		0.03	0.3	
ΔVο/ ΔΙο		$V_I = 2.5 \text{ V}, I_O = 5 \text{ mA to 1 A},$ $T_J = +25 ^{\circ}\text{C}$		0.3	0.5	%
		$V_{I} = 2.5 \text{ V}, I_{O} = 5 \text{ mA to 1 A},$ $T_{J} = -55 \text{ °C}$		0.3	0.6	
		$V_1 = 2.5 \text{ V}, I_0 = 5 \text{ mA to 1 A},$ $T_J = +125 ^{\circ}\text{C}$		0.3	0.6	
		$V_I = 2.5 \text{ V}, I_O = 5 \text{ mA to 2 A},$ $T_J = -55 \text{ to } 125 ^{\circ}\text{C}$		0.6		
Z _{OUT}	Output impedance	I _O = 100 mA DC and 20 mA rms		100		mΩ
		$V_1 = 2.5 \text{ V to } 12 \text{ V}, I_0 = 5 \text{ mA},$ $T_J = +25 \text{ °C}$			7	
		$V_1 = 2.5 \text{ V to } 12 \text{ V}, \text{ I}_0 = 30 \text{ mA},$ $T_J = +25 \text{ °C}$			7	
Iq	Quiescent current ⁽²⁾ ON mode	V _I = 2.5 V to 12 V, I _O = 300 mA, T _J = +25 °C			30	mA
	ON MODE	V _I = 2.5 V to 12 V, I _O = 1 A, T _J = +25 °C			60	
		$V_{I} = 2.5 \text{ V to } 12 \text{ V}, I_{O} = 30 \text{ mA},$ $T_{J} = -55 \text{ °C}$			7	

Symbol	Parameter	Test condition	ons	Min.	Тур.	Max.	Unit
		V _I = 2.5 V to 12 V, I _O = T _J = -55 °C	300 mA,			35	
		$V_1 = 2.5 \text{ V to } 12 \text{ V}, I_0 = T_J = -55 \text{ °C}$	1 A,			80	
		$V_1 = 2.5 \text{ V to } 12 \text{ V}, I_0 = T_J = +125 \text{ °C}$	30 mA,			7	
		$V_1 = 2.5 \text{ V to } 12 \text{ V, } I_0 = T_J = +125 \text{ °C}$	300 mA,			30	
		$V_I = 2.5 \text{ V to } 12 \text{ V}, I_O = T_J = +125 \text{ °C}$	1 A,			60	
IqOFF	Quiescent current OFF mode	$V_I = 2.5 \text{ V}, V_{INH} = 2.4 \text{ V}$ $T_J = -55 \text{ to } +125 \text{ °C}$, OFF mode,		0.2	1	mA
		I _O = 400 mA, V _O = 2.5 t (+25 °C)	o 9 V,		300	450	
		$I_O = 400 \text{ mA}, V_O = 2.5 \text{ t}$ (-55 °C)		250 400			
		Io = 400 mA, Vo = 2.5 t (+125 °C)		350	550	mV	
V_d	Dropout voltage	I _O = 1 A, V _O = 2.5 to 9 \		570	800		
		I _O = 1 A, V _O = 2.5 to 9 \		470	700		
		Io = 1 A, Vo = 2.5 to 9 V, (+125 °C)			700		900
		$I_0 = 2 \text{ A}, V_0 = 2.5 \text{ to } 9 \text{ V}, (+25 ^{\circ}\text{C})$			550		
		I _O = 2 A, V _O = 2.5 to 9 \	/, (-55 °C)		500		
		I _O = 2 A, V _O = 2.5 to 9 \	/, (+125 °C)		700		
V _{INH(ON)}	Inhibit voltage	$I_0 = 5 \text{ mA}, T_J = -55 \text{ to } +$	125 °C			0.8	.,
V _{INH(OFF)}	Inhibit voltage	$I_0 = 5 \text{ mA}, T_J = -55 \text{ to } +$	125 °C	2.4			V
0)/D	Supply voltage	$V_1 = V_0 + 2.5 \text{ V} \pm 0.5$	f = 120 Hz	60	70		- T
SVR	rejection (3)	V , $V_O = 3 V I_O = 5 mA$	f = 33 Hz	30	40		dB
lsн	Shutdown input current	V _{INH} = 5 V			15		μΑ
Vосм	OCM pin voltage	Sinked I _{OCM} = 24 mA ac	ctive low		0.38		V
tрLн	Inhibit propagation delay, turn-off (3)	Sinked locm = 24 mA active low $V_{I} = V_{O} + 2.5 \text{ V},$ $V_{INH} = \text{from 0 V to 2.4 V},$ $I_{O} = 400 \text{ mA},$ $V_{O} = 3 \text{ V}, C_{I} = C_{O} = 10 \mu\text{F}$				30	μs

RHFL6000A Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tрнL	Inhibit propagation delay, turn-on (3)	$V_{I} = V_{O} + 2.5 \text{ V},$ $V_{INH} = \text{from } 2.4 \text{ V to } 0 \text{ V},$ $I_{O} = 400 \text{ mA} \text{ , } V_{O} = 3 \text{ V},$ $C_{I} = C_{O} = 10 \mu\text{F}$			100	μs
eN	Output noise voltage (3)	B = 10 Hz to 100 kHz, Io = 5 mA to 2 A		40		μVrms

Notes:


 $^{^{(1)}}$ These values are guaranteed by design. For each application it is strongly recommended to comply with the maximum current limit of the package used.

⁽²⁾See Table 6: "Tid tests results".

⁽³⁾These values are guaranteed by design.

5 Typical application diagram

Figure 3: Typical application diagram



RHFL6000A Radiations

6 Radiations

6.1 Total ionizing dose (MIL-STD-883 test method 1019)

The products that are guaranteed in radiation within RHA QML-V system, fully comply with the MIL-STD-883 test method 1019 specification. The RHFL6000A is being RHA QML-V qualified, tested and characterized in full compliance with the MIL-STD-883 specification, both below 10 mrad/s (low dose rate) and between 50 and 300 rad/s (high dose rate).

- Testing is performed in accordance with MIL-prf-38535 and the test method 1019 of the MIL-STD-883 for total ionizing dose (TID).
- ELDRS characterization is performed in qualification only on both biased and unbiased parts, on a sample of ten units from two different wafer lots.
- Each wafer lot is tested at high dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification.

Table 6: TID tests results

Туре	Conditions	Value	Unit
	50 rad(Si)/s high dose rate up to	300	
TID	10 mrad(Si)/s low dose rate up to (1)	100	krad
	ELDRS free up to (1)	100	
Output voltage radiation drift	From 0 krad to 300 krad at 50 rad/s , MIL-STD-883J method 1019.9	<1.1	ppm/krad
Quiescent current (ON state)	From 0 krad to 300 krad at 50 rad/s , MIL-STD-883J method 1019.9 $V_I=2.5~V~to~12~V,~I_O=5~to~30~mA, \\ T_J=-55~to~+125~^{\circ}C$	<15	mA

Notes:

⁽¹⁾300 krad low dose rate test ongoing.

Radiations RHFL6000A

6.2 Heavy lons

The heavy ions trials are performed on qualification lots only. No additional test is performed. Table 7 summarizes the results of heavy ions tests.

Table 7: Heavy ions results

Feature	Conditions	Value	Unit
SEL/B performance	LET = 120 MeV*cm²/mg V _I = 12 V	No latchup/burnout	-
SET performance during events	LET = 32 MeV*cm2/mg Saturated cross-section = $6.18*10^{-5}$ cm ² V_{IN} up to 9 V V_{I} - $V_{O} \le 7.5$ V $I_{OUT} < 300$ mA LET = 120 MeV*cm2/mg V_{IN} up to 12 V V_{I} - $V_{O} < 3.0$ V	± 15% max over less than 300 ns	% of Vo
	I _{OUT} < 300 mA LET = 120 MeV*cm2/mg V _{IN} up to 4 V V _I - V _O < 1.5 V I _{OUT} < 1 A	No SET above ± 3.3%	

SEL and SET performances described here below are related to the circuit configuration and bias conditions shown in *Figure 4: "Heavy Ion test configuration"* and *Table 8: "Bias configurations"* and *Table 9: "Test configurations"*.

RHFL6000A V_{IN} V_{OUT} 4 ٧ 5 ٧ LOAD 14 INHIBIT 9 FILT C 11 STAB 15 Cbyp R2 Isc ADJ <u>‡</u> GND 10 GND OCM R1 R_{ISC} 16 GND GND GIPD250620151150MT

Figure 4: Heavy Ions test configuration

RHFL6000A Radiations

Table 8: Bias configurations

Test mode	Bias condition		
SEL	V _{IN} = 12 V, V _{OUT} = 9 V, V _{INHIBIT} = 0 V, I _{OUT} = 5 mA		
	$V_{IN} = 3 \text{ V}, V_{OUT} = 1.5 \text{ V}, V_{INHIBIT} = 0 \text{ V}, I_{OUT} = 1 \text{ mA}$		
	$V_{IN} = 9 \text{ V}, V_{OUT} = 0 \text{ V}, V_{INHIBIT} = 9 \text{ V}, I_{OUT} = 0 \text{ mA}$		
SET	Vin = 4 V, Vout = 2.5 V, Vinhibit = 0 V, Iout = 1 A		
	$V_{IN} = 7 \text{ V}, V_{OUT} = 5 \text{ V}, V_{INHIBIT} = 0 \text{ V}, I_{OUT} = 300 \text{ mA}$		
	V _{IN} = 12 V, V _{OUT} = 9 V, V _{INHIBIT} = 0 V, I _{OUT} = 300 mA		

Table 9: Test configurations

Table 9: Test configurations				
Test mode	Test configuration			
	Sel configuration	C _{IN1} = 100 μF		
		$C_{OUT1} = C_{OUT2} = 47 \mu F$		
		$C_{IN2} = C_{OUT4} = C_{OUT5} = 100 \text{ nF}$		
SEL		$C_{byp} = 47 \text{ nF}$		
		C _{filt} = 22 nF		
		$R_{ISC} = 8.2 \text{ k}\Omega$		
		$R_{load} = 1.8 k\Omega$		
	SET 1	C _{IN1} = 100 μF		
		Couτ1 = Couτ2 = 47 μF		
		C _{IN2} = C _{OUT4} = C _{OUT5} = 100 nF		
		$C_{byp} = 47 \text{ nF}$		
		C _{filt} = 22 nF		
		$R_{ISC} = 8.2 \text{ k}\Omega$		
SET		R _{load} = depending on bias conditions		
SEI	SET 2	$C_{IN1} = C_{OUT1} = 220 \mu F$		
		$C_{\text{OUT5}} = C_{\text{OUT2}} = \text{not connected}$		
		$C_{IN2} = C_{OUT4} = 100 \text{ nF}$		
		$C_{byp} = 47 \text{ nF}$		
		C _{filt} = 22 nF		
		$R_{ISC} = 8.2 \text{ k}\Omega$		
		R _{load} = depending on bias conditions		

7 Additional guidelines for SET mitigation

This section provides detailed design guidelines necessary to obtain the required performance against SET. In this respect, we can identify two main areas for intervention: ground connection and external components selection.

7.1 Ground connections

To achieve the best performance in terms of output voltage accuracy, noise immunity and robustness against single event effects, it is recommended to implement a proper PCB layout by following the suggestions described below.

According to qualitative simulations of single events, some very short SET (i.e., a duration in the 100 ns range) are strongly dependent on the stray inductances versus GND. The best solution to reduce the parasitic inductance is the adoption of a GND plane (with separate power and sense paths where possible). By minimizing the stray GND impedance, this approach is of great assistance in controlling the amplitude of the SET events near the load.

If this solution is not applicable, we suggest using a star-bus topology, where the PCB reference GND connection is close to the GND pin of the regulator.

To achieve a good GND sense, it is necessary to comply with the following rules:

- connect the regulator GND pin and load GND node both to the sense and power GND traces on the PCB using vias to minimize the path;
- an array of multiple via structures works better than a single large one;
- for GND connectors/plugs: use separate plugs for power supply and testing probes;
- connect input/output capacitors GND terminals to GND sense on the PCB.

7.2 Capacitor selection

With reference to *Figure 4: "Heavy Ion test configuration"*, a combination of capacitors must be present on the input and output ports. For the INPUT terminals, this may consist of a 100 μ F bulk capacitor (C_{IN1}) in parallel with a polyester 100 nF one (C_{IN2}) used for decoupling purposes.

For each of the two OUTPUT connections (pins 1, 2 and 6, 7) we suggest using a combination of a $47\mu\text{F}$ bulk capacitor (C_{OUT1} , C_{OUT2}) in parallel with a polyester 100 nF one (C_{OUT4} , C_{OUT5}) for decoupling purposes.

Regarding parts selection, for the 100 nF elements we suggest low-ESL and low ESR capacitors.

Concerning the selection of the three bulk capacitors, we suggest:

- using tantalum SMD;
- selecting size and ESL as small as possible;
- placing capacitors as close as possible to the input/output terminals;
- using an array of capacitors in parallel, where possible. This works better than a single capacitor against the short events.

RHFL6000A Device description

8 Device description

The RHFL6000A adjustable voltage regulator contains a PNP type power element controlled by a signal resulting from an amplified comparison between the internal temperature-compensated band-gap and the fraction of the desired output voltage value obtained from an external resistor divider bridge. The device is protected by several functional blocks.

8.1 ADJ pin

The feedback voltage necessary for the loop regulation comes from the load through an external resistor divider (R1, R2 as in *Figure 3: "Typical application diagram"*) whose mid point is connected to the ADJ pin (allowing all possible output voltage settings as per user requirements).

8.2 Inhibit ON-OFF control

By setting the INHIBIT pin to TTL high level, the device switches off. The device is in ON state when the INHIBIT pin is set low. Since the INHIBIT pin is pulled down internally, it can be left floating whenever the inhibit function is not used.

8.3 Overtemperature protection

A temperature detector internally monitors the power element junction temperature. The device turns off when a temperature of approximately 175 °C is reached, returning to ON mode when the temperature decreases down to approximately 135 °C.

It should be noted that when the internal temperature detector reaches 175 °C, the active power element can be as high as 225 °C. Prolonged operation under these conditions may exceed the maximum operating ratings and device reliability cannot be guaranteed.

8.4 Overcurrent protection

An default internal costant current limit is set at $I_{SHORT} = 3$ A (when V_O is at 0 V).

This value can be decreased via an external resistor (R_{SHORT}) connected between the I_{SC} and V_I pins, with a typical value range of 10 k Ω to 200 k Ω .

To maintain optimal regulation, it is necessary to set I_{SHORT} 1.6 times greater than the desired maximum operating current (I_O). When I_O reaches I_{SHORT} –300 mA, the current limiter intervenes, V_O starts to drop and the OCM flag is raised. When no current limitation adjustment is required, the I_{SC} pin must be left unbiased.

The combination of overcurrent and overtemperature circuits provides RHFL6000A with a high level of protection against destructive junction temperature excursions in all load conditions.

8.5 OCM pin

The OCM pin is an open collector flag normally pulled up at V_1 by a 5 k Ω resistor.

It goes to low state when the current limit becomes active. It is buffered and can sink 10 mA.

Device description RHFL6000A

8.6 STAB pin

The STAB pin gives user direct access to regulator internal control loop stability adjustment. Its usage is optional and it should be left unconnected when not used.

8.7 FILT C pin

The FILT C pin helps reduce SET rate when bypassed to GND through a 22 nF ceramic capacitor. Its usage is optional and it should be left unconnected when not used.

9 Application information

To adjust the output voltage, the R2 resistor must be connected between the V_0 and ADJ pins. The R1 resistor must be connected between ADJ and ground. Resistor values can be derived from the following formula:

$$V_{O} = V_{ADJ} (R1 + R2) / R1$$

where

$$V_{AD,J} = 1.248 \text{ V typ.}$$

The minimum output voltage is therefore V_{ADJ} and minimum input voltage is 2.5 V.

The RHFL6000A operates correctly when the V_1 - V_0 voltage difference is slightly above the power element saturation voltage (V_d , dropout voltage).

A minimum load current of 0.5 mA must be set to ensure proper regulation under no-load condition. It is advisable to make this current flow into the resistor divider.

For this reason, we suggest selecting an R1 value not higher than 10 k Ω .

The RHFL6000 flat16 package offers multiple input and output pins.

All of the available V_1 pins should always be externally interconnected. The same must be applied to all the available V_0 pins, otherwise the stability and reliability of the device cannot be guaranteed.

The inhibit function switches off the output current very quickly. According to Lenz's Law, external circuitry reacts with Ldl/dt terms which can be of high amplitude in case of serial inductive elements or large stray PCB inductance. Large transient voltage would develop on both device terminals. It is advisable to protect the device output with Schottky diodes to prevent negative voltage excursions. A14 V Zener diode could protect the device input.

The input and output capacitors must be connected as close as possible to the device terminals.

Since the RHFL6000A voltage regulator is manufactured with very high speed bipolar technology (6 GHz f_T transistors), the PCB layout must be designed with exceptional care, with very low inductance and low mutually coupling lines. Otherwise, high frequency parasitic signals may be picked up by the device resulting in system self-oscillation.

On the other hand, the benefit of this technology is SVR performance extended to high frequencies.

9.1 Notes on the 16-pin hermetic flat package

The RHFL6000A adjustable voltage regulator is available in a high thermal dissipation 16-pin hermetic Flat package, whose bottom flange is metallized to allow direct soldering or glueing to a heat sink (efficient thermal conductivity). The upper metallic package lid is connected to ground. The bottom metallization is electrically floating.


9.2 FPGA supply


FPGA devices are very sensitive to VDD transients beyond a few % of their nominal supply voltage (usually 1.5 V).


The RHFL6000A includes specific integrated circuitry designed to absorb the output transients under heavy ion beams, rendering it suitable for safe FPGA supply operation.

10 Typical performance characteristics

 $(C_{IN} = C_{OUT} = 10 \mu F \text{ tantalum, unless otherwise specified})$















Figure 9: Line regulation vs temperature V_{IN} = 2.5 V to 12 V - I_{OUT} = 5 mA 0.5 Line regulation [%] 0.3 0.2 0.1 25 55 85 125 -55 -40 -25 Temperature °C GIPD240620151142MT

















Figure 17: Quiescent current (ON mode, lout = 1 A)

V_{IN} = 2.5 V

0.006

0.005

0.002


0.001


0.002


0.001


Temperature °C

GIPD230620151152MT












Figure 23: Turn off transient


Vin = 5.5 V, Vout = 2.5 V, I = 0.8 A, Vinit = from 0 to 2 V,
City = 100 µF ceramic, Cout = 100 µF ceramic+47 nF poly tantalum, Tribe = 5 ns


GIPD220620151339MT


Vout


Vout


Vinit | Vout |











Package information RHFL6000A

11 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

11.1 FLAT-16P package information

Pin n° 1 E identification

Background in the second in the

Figure 29: Flat-16P package outline

Table 10: Flat-16P package mechanical data

Dim.	mm			inch		
DIM.	Min.	Тур.	Max.	Min.	Тур.	Max.
А	2.42		2.88	0.095		0.113
b	0.38		0.48	0.015		0.019
С	0.10		0.18	0.004		0.007
D	9.71		10.11	0.382		0.398
Е	6.71		7.11	0.264		0.280
E2	3.30	3.45	3.60	0.130	0.136	0.142
E3	0.76			0.030		
е		1.27			0.050	
L	6.35		7.36	0.250		0.290
Q	0.66		1.14	0.026		0.045
S1	0.13			0.005		

Ordering information RHFL6000A

12 Ordering information

Table 11: Order code

CPN	Quality level	EPPL	Package	Lead finish	Marking (1)	Packing
RHFL6000AKP1	Engineering model	1	FLAT-16P	Gold	RHFL6000KPA1	Strip pack
RHFL6000AKP01V (2)	QML-V flight	Target	FLAT-16P	Gold	TBD	Strip pack
RHFL6000AKP02V (2)	QML-V flight	Target	FLAT-16P	Tin	TBD	Strip pack

Notes:

Contact ST sales office for information about the specific conditions for :

- 1) Products in die form
- 2) Other quality levels
- 3) Tape & reel packing

12.1 Traceability information

Date code in formation is structured as described below:

Table 12: Date codes

Model	Datecode
EM	3yywwN
QML flight	yywwN

where:

- yy = year
- ww = week number
- N = lot index in the week

⁽¹⁾Specific marking only. The full marking includes in addition: - for the engineering models: ST logo, date code, country of origin (FR) - for QML flight parts: ST logo, date code, country of origin (FR), manufacturer code (CSTM), serial number of the part within the assembly lot.

⁽²⁾Qualification ongoing.

RHFL6000A Ordering information

12.3 Documentation

The table below gives a summary of the documentation provided with each type of products:

Table 13: Table of documentation by product

Quality level	Documentation		
Engineering model	-		
	Certificate of conformance (including group C & D reference)		
	Precap report (100% high & low magnification)		
	SEM report		
QML-V flight	Screening summary		
	Group A summary (quality conformance inspection of electrical tests)		
	Group B summary (quality conformance inspection of mechanical tests)		
	Group E (quality conformance inspection of wafer lot radiation verification test)		

Revision history RHFL6000A

13 Revision history

Table 14: Document revision history

Date	Revision	Changes
21-Sep-2015	1	First release.
12-Oct-2015	2	Updated <i>Table 7: "Heavy ions results"</i> . Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2015 STMicroelectronics - All rights reserved

